WIRA Rainier 0-silicon pic

Here is a picture taken at WIRA of a 0-silicon Rainier wafer. The left-most chiplet in the middle is an 8-qubit unit cell break-out. The chiplet to the right of this is a 2×2 array of unit cells (32 qubits). The chiplet to the right of that is a 4×4 array of unit cells (128 qubits). Each wafer contains several hundred of each. There are several more layers of metal that are added after this step that cover up the underlying circuitry, making an optical photo at this stage more interesting than at later stages where it’s like taking a picture of a mirror. At WIRA you can see a lot of cool stuff. Most of what you’re looking at here is the digital SFQ circuitry used to program a problem instance.

WIRA wafer with Rainer processors.

10 thoughts on “WIRA Rainier 0-silicon pic

  1. That is just absolutely delicious; 128 qubits look seriously sexy in the flesh (glass?) I’m sensing a new desktop wallpaper. It would be neat to have a blog post on the aux SFQ stuff too at some point :)

  2. Usman: Getting this (or one of its descendants) to work properly is a lot harder than just building the circuits… we’re not quite there yet, but I think it is just a matter of time now.

    Suz: Yes the image here turned out really nice. We are taking these pictures with a cheap digital camera, we’re thinking of possibly getting some more professional shots done. I will see if I can do a post on the SFQ programmable control circuitry, it is itself extremely interesting…

  3. Ash: about 0.5 x 0.5 mm with the design you’re looking at here. 8×8 = 512 qubits fits in a 5mm square chiplet. It should be possible to shrink this somewhat without any major changes (another factor of 4 in areal density). The programmable control circuitry (SFQ stuff) is designed so that the number of control lines scales logarithmically with device count so we should be able to operate as many devices as we can (a) fit on a chip and (b) yield.

  4. Geordie: actually you are a bit too optimistic :) — the unit tile pitch is 700 um, not 500 um — but you are right, there are always ways to shrink it further.

    JP: sqrt(2048/8)*0.7mm=11.2 mm on the side. Can realistically grow much larger than that, even without any density improvements (see above) — look up modern die sizes! :)

    Paul B.

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s